

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandris, Virginia 22313-1450 www.nspto.gov



CONFIRMATION NO. 4302

| DID Data Sheet | | | | | | | | | <u> </u> | |
|---|---|----------|--------------|------------------|------------------------|---------------------------------------|--|-----------------|----------|--|
| SERIAL NUMB 10/627,769 | | | CLASS 365 | | GROUP ART UNIT 2827 | | ATTORNEY DOCKET NO. 501.39835CX1 | | | |
| APPLICANTS | | | | | | | | | | |
| Masatoshi Hasegawa, Ome, JAPAN; | | | | | | | | | | |
| Kazuhiko Kajigaya, Iruma, JAPAN; | | | | | | | | | | |
| ** CONTINUING DATA ********************************* This application is a CON of 09/811,400 03/20/2001 PAT 6,603,688 *** FOREIGN APPLICATIONS ************************************ | | | | | | | | | | |
| Foreign Priority claimed | | yes O no | | STATE OR | SHEETS | | ТОТ | OTAL INDEPENDEN | | |
| | | | | COUNTRY JAPAN | DRAWING CLAI | | MS | CLAIMS 4 | | |
| ADDRESS 020457 ANTONELLI, TERRY, STOUT & KRAUS, LLP 1300 NORTH SEVENTEENTH STREET SUITE 1800 ARLINGTON, VA 22209-9889 | | | | | | | | | | |
| TITLE A Semiconductor memory device having improved arrangement for replacing failed bit lines | | | | | | | | | | |
| | | | | | | | All Fees | | | |
| | | | | | | | 1.16 Fees (Filing) | | | |
| | FEES: Authority has been given in Paper No to charge/credit DEPOSIT ACCOUNT | | | | | 1.17 Fees (Processing Ext. of time) | | | | |